



Dated:

100.00 OP

Enclosed please find copies of pages 5, 6, 12 & 13.

The following errors were found in the application as filed by applicant. The errors now sought to be corrected are inadvertent typographical errors, the correction of which does not involve new matter or require reexamination.

Column 4, Line 28, Delete "1/FIN1" and insert - - 1/fIN1 - -.

Column 4, Line 38, Delete "1/FIN2" and insert - - 1/fIN2 - -.

Transmitted herewith is a proposed Certificate of Correction effecting such amendment. Patentee respectfully solicits the granting of the requested Certificate of Correction. Enclosed please find a check for \$100.00.

Dated: May 12, 2005

Respectfully submitted,

By 

Flynn Barrison

Registration No.: 53,970

DARBY & DARBY P.C.

P.O. Box 5257

New York, New York 10150-5257

(212) 527-7700

(212) 527-7701 (Fax)

Attorneys/Agents For Applicant

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

Page 1 of 1

PATENT NO. : 6,834,093
APPLICATION NO. : 10/804,866
ISSUE DATE : December 21, 2004
INVENTOR(S) : Hon Kin Chiu

It is certified that an error appears or errors appear in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

In the Application:

Column 3, Line 45, Delete “[fIN2-fIN]” and insert -- [fIN2-fIN1] --.

Column 4, Line 28, Delete “1/FIN1” and insert -- 1/fIN1 --.

Column 4, Line 38, Delete “1/FIN2” and insert -- 1/fIN2 --.

Column 4, Line 45, Delete “arc” and insert -- are --.

Column 4, Line 62, Delete “(1/fIN2-1fIN1)” and insert -- (1/fIN2-1/fIN1) --.

Column 7, Line 54, In Claim 12, delete “second input” and insert -- second output --.

Column 8, Line 27, In Claim 17, delete “the clock” and insert -- a clock --.

Column 8, Line 28, In Claim 17, delete “the clock” and insert -- a clock --.

MAILING ADDRESS OF SENDER:
Flynn Barrison
DARBY & DARBY P.C.
P.O. Box 5257
New York, New York 10150-5257

embodiments, AND gate A1 may be replaced with another circuit that is configured to provide signal Status using the same truth table as an AND gate, and the like. In one embodiment, $tol1$ is substantially given by $f_{IN1}/(M1*[f_{IN1}-f_{IN2}])$, where $M1$ is the maximum count value of counter circuit 110. Similarly, in one embodiment, $tol2$ is substantially given by $f_{IN2}/(M2*[f_{IN2}-f_{IN1}])$, where $M2$ is the maximum count value of counter circuit 111.

In one embodiment, tol1 and tol2 provide the tolerance window, where tol1 is an upper tolerance value for f_{IN1} , and tol2 is a lower tolerance value for f_{IN1} .


In one embodiment, frequency comparator circuit 100 may be used for charge pump control in a phase-locked loop. In one embodiment, if signal Status is high, the charge pump provides nominal current. In this embodiment, if signal Status is low, the charge pump current is increased to speed up acquisition time.

FIGURE 2 shows a block diagram of an embodiment of frequency detector circuit 220. Frequency detector circuit 220 may operate in a substantially similar manner as frequency detector circuit 120, and may operate differently in some ways. Frequency detector circuit 220 includes flip-flops FF201-FF204 and a clear logic circuit. In one embodiment, the clear logic circuit includes delay circuits DL201-DL203, NAND gate NAND201, inverter INV201, and multiplexer MX201.

The clear logic circuit may be arranged to activate a clear signal (CLR) if signal Q301 and signal RSTA correspond to a first logic level, and arranged to deactivate signal CLEAR if at least one of signal Q301 and signal RSTA corresponds to a second logic level. FF201 may be arranged to set signal Q301 to the first logic level in response to signal IN1 if signal CLEAR is deactivated, and arranged to reset signal Q301 to the second logic level if signal CLEAR is activated. FF202 may be arranged to set signal RSTA to the first logic level in response to signal IN2 if signal CLEAR is deactivated, and arranged to reset signal RSTA to the second logic level if signal CLEAR is activated. FF203 may be arranged to activate signal RSTA in response to signal IN1 if signal Q301 corresponds to the first logic level, such that signal RSTA is activated if signal IN1 pulses twice before signal CLEAR is activated. FF204 may be arranged to activate signal RSTB in response to signal IN2 if signal RSTA corresponds to the first logic level, such that signal RSTB is activated if signal IN2 pulses twice before signal CLEAR is activated.

12. A frequency comparator circuit, comprising:
- a frequency detector circuit having at least first and second inputs, and first and second outputs;
 - a first counter circuit having at least a clock input that is coupled to the first input of the frequency detector circuit, and a clear input that is coupled to the first input of the frequency detector circuit;
 - a second counter circuit having at least a clock input that is coupled to the second input of the frequency detector circuit, and a clear input that is coupled to the second input of the frequency detector circuit.
13. The frequency comparator circuit of Claim 12, further comprising an AND circuit that is coupled to the first and second counter circuits.
14. The frequency comparator circuit of Claim 12, further comprising an AND gate having a first input that is coupled to an overflow output of the first counter circuit, and a second input that is coupled to an overflow output of the second counter circuit.
15. The frequency comparator circuit of Claim 12, wherein the frequency detector circuit is configured to receive first and second input signals at the first and second inputs, a first frequency is associated with the first input signal, a second frequency is associated with a second input signal, and wherein the frequency detector circuit is further configured to provide first and second reset signals at the first and second outputs such that, if the first and second frequencies are relatively close:
- if the first frequency is greater than the second frequency, the first reset signal includes a first parameter that is related to a difference between the first and second frequencies, and
 - if the first frequency is less than the second frequency, the second reset signal includes a second parameter that is related to the difference between the first and second frequencies.

16. The frequency comparator circuit of Claim 12, wherein the frequency detector circuit includes four flip-flops and a clear logic circuit.
17. The frequency comparator circuit of Claim 12, wherein the first counter circuit includes:
- a register circuit; and
 - a flip-flop that is arranged to store an overflow condition related to the register circuit, and
- wherein the frequency comparator circuit further includes a delay circuit that is coupled between the clock input of the frequency detector circuit and the clock input of the register circuit.
18. The frequency comparator circuit of Claim 12, wherein the frequency detector circuit includes:
- a first flip-flop circuit having a clock input that is coupled to the clock input of the first counter circuit;
 - a second flip-flop circuit having a clock input that is coupled to the clock input of the second counter circuit;
 - a third flip-flop circuit having a clock input that is coupled to the clock input of the first counter circuit, another input that is coupled to an output of the first flip-flop circuit, and an output that is coupled to the clear input of the first counter circuit;
 - fourth flip-flop circuit having a clock input that is coupled to the clock input of the second counter circuit, another input that is coupled to an output of the second flip-flop circuit, and an output that is coupled to the clear input of the second counter circuit;
- and
- a clear logic circuit having a first input that is coupled to the output of the first flip-flop circuit, a second input that is coupled to the output of the second flip-flop circuit, and an output that is coupled to a clear input of the first flip-flop circuit, and further coupled to a clear input of the second flip-flop circuit.
19. The circuit of Claim 18, wherein the clear logic circuit includes:



Application No. (if known): 10/804,866


Attorney Docket No.: 08211/0200390-US0

Certificate of Express Mailing Under 37 CFR 1.10

I hereby certify that this correspondence is being deposited with the United States Postal Service as Express Mail, Airbill No. **EV447560437-US** in an envelope addressed to:

MS Post Issue
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

on May 13, 2005
Date


Signature

Lillian Garcia
Typed or printed name of person signing Certificate

Registration Number, if applicable

Telephone Number

Note: Each paper must have its own certificate of mailing, or this certificate must identify each submitted paper.

Certificate of Correction (1 page)
Request for Certificate of Correction (2 pages)
Enclosed please find copies of pages 5, 6, 12 & 13.
Check for \$100.00 8964
Return Postcard